View UPD78045HGF-XXX-3B9_453190.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

DATA SHEET
MOS INTEGRATED CIRCUIT
PD78044H, 78045H, 78046H
8-BIT SINGLE-CHIP MICROCOMPUTER
The PD78044H, PD78045H, and PD78046H are PD78044H sub-series products in the 78K/0 series. These microcomputers are advanced models of the PD78044A sub-series, featuring the added N-ch open-drain I/O ports. In addition, the PD78P048B (one-time PROM or EPROM model) that can operate in the same voltage range as that of the mask ROM models, and various development tools are provided. The functions of these microcomputers are described in detail in the following User's Manual. Be sure to read this manual when you design a system using any of these microcomputers.
PD78044H Sub-Series User's Manual : To be created
78K/0 Series User's Manual, Instruction: IEU-1372
FEATURES
* I/O ports: 68 (N-ch open-drain I/O: 13) * High-capacity ROM and RAM
Item Product name Program memory (ROM) 32K bytes 40K bytes 48K bytes Data memory Internal high-speed RAM 1024 bytes FIP display RAM 48 bytes
PD78044H PD78045H PD78046H
* Wide range of instruction execution time: From high-speed (0.4 s) to ultra low-speed (122 s) * FIP controller/driver: total display outputs: 34 * 8-bit resolution A/D converter: 8 channels
* Serial interface: 1 channel * Timer: 5 channels * Power supply voltage: VDD = 2.7 to 5.5 V
APPLICATIONS
VCRs, audio systems, etc.
ORDERING INFORMATION
Part number Package 80-pin plastic QFP (14 x 20 mm) 80-pin plastic QFP (14 x 20 mm) 80-pin plastic QFP (14 x 20 mm)
PD78044HGF-xxx-3B9 PD78045HGF-xxx-3B9 PD78046HGF-xxx-3B9
Remark xxx indicates ROM code number.
The information in this document is subject to change without notice.
Document No. U10865EJ1V0DS00 (1st edition) Date Published August 1996 P Printed in Japan
The mark 5 shows major revised points.
(c)
1990 1996
PD78044H, 78045H, 78046H
78K/0 SERIES PRODUCT DEVELOPMENT
The 78K/0 series products were developed as shown below. The sub-series names are indicated in frames.
Products being mass-produced Products under development Y sub-series products are compatible with the I2C bus. Used for control 100-pin 100-pin 100-pin 80-pin 80-pin 64-pin 64-pin 64-pin 64-pin 42-/44-pin
PD78078 PD78070A PD780018 PD78058F PD78054 PD78018F PD78014 PD780001 PD78002 PD78083
For FIP driving
PD78078Y PD78070AY PD780018Y PD78058FY PD78054Y PD78018FY PD78014Y PD78002Y
A timer has been added to the PD78054 to enhance external interface functions. ROM-less versions of the PD78078 The serial I/O of the PD78078 has been enhanced. The functions have been limited. EMI noise-reduced version of the PD78054 An UART and D/A converter have been added to the PD78014 to enhance I/O. Low-voltage (1.8 V) versions of the PD78014. ROM and RAM variations have been enhanced. An A/D converter and 16-bit timer have been added to the PD78002. An A/D converter has been added to the PD78002. Basic sub-series for control These products include an UART and can operate at a low voltage (1.8 V).
100-pin 80-pin 78K/0 series 80-pin 64-pin
PD780208 PD78044F PD78044H PD78024
For LCD driving
The I/O and FIP C/D of the PD78044F have been enhanced. Total indication output pins: 53 A 6-bit U/D counter has been added to the PD78024. Total indication output pins: 34 N-ch open-drain I/O ports have been added to the PD78044F. Total indication output pins: 34 Basic sub-series for FIP driving. Total indication output pins: 26
100-pin 100-pin 100-pin
PD780308 PD78064B PD78064
PD780308Y PD78064Y
The SIO of the PD78064 has been enhanced. ROM and RAM have been expanded. EMI noise-reduced version of the PD78064 Sub-series for LCD driving. These products include an UART.
Compatible with IEBusTM 80-pin
PD78098
For LV
An IEBus controller has been added to the PD78054.
64-pin
PD78P0914
A PWM output, LV digital code decoder, and Hsync counter are incorporated.
2
PD78044H, 78045H, 78046H
The table below shows the main differences between sub-series.
Timer 8-bit 16-bit Watch WDT 4ch 1ch 1ch 1ch
Function Sub-series name
ROM capacity 32K-60K -- 48K-60K 48K-60K 16K-60K 8K-60K 8K-32K 8K 8K-16K
8-bit A/D 8ch
8-bit D/A 2ch
Serial interface 3ch (UART:1ch)
I/O
Minimum VDD 1.8 V 2.7 V
External expansion
PD78078 PD78070A PD780018
For control
88 pins 61 pins
-- 2ch 2ch
2ch 3ch (UART:1ch)
88 pins 69 pins 2.0 V
PD78058F PD78054 PD78018F PD78014 PD780001 PD78002 PD78083 PD780208
--
2ch
53 pins
1.8 V 2.7 V
--
-- 1ch -- -- 8ch 1ch 8ch --
1ch
39 pins 53 pins
--
1ch (UART:1ch) 2ch
33 pins 74 pins 68 pins
1.8 V 2.7 V
-- --
32K-60K 16K-40K 32K-48K 24K-32K 48K-60K 32K 16K-32K 32K-60K
2ch
1ch
1ch
For FIP driving
PD78044F PD78044H PD78024
1ch 2ch 2ch 1ch 1ch 1ch 8ch -- 3ch (UART:1ch) 2ch (UART:1ch) 54 pins 57 pins 1.8 V 2.0 V --
For LCD driving
Compatible with IEBus
PD780308 PD78064B PD78064 PD78098
2ch
1ch
1ch
1ch
8ch
2ch
3ch (UART:1ch)
69 pins
2.7 V
For LV PD78P0914 32K
6ch
--
--
1ch
8ch
--
2ch
54 pins
4.5 V
3
PD78044H, 78045H, 78046H
FUNCTIONAL OUTLINE
Product name Item Internal memory ROM Internal high-speed RAM FIP display RAM General registers Instruction cycle
PD78044H
32K bytes 1024 bytes 48 bytes
PD78045H
40K bytes
PD78046H
48K bytes
8 bits x 32 registers (8 bits x 8 registers x 4 banks) Variable instruction execution time
For main system clock For subsystem clock
0.4 s/0.8 s/1.6 s/3.2 s/6.4 s (at 5.0 MHz) 122 s (at 32.768 kHz) * Multiplication/division (8 bits x 8 bits, 16 bits / 8 bits) * Bit (set, reset, test, Boolean algebra)
Instruction set
I/O ports (including those multiplexed with FIP pins)
Total * CMOS input * CMOS I/O * N-ch open-drain * P-ch open-drain I/O * P-ch open-drain output
: 68 lines : 2 lines
: 19 lines : 13 lines : 16 lines : 18 lines
FIP controller/driver
Total * Segments * Digits
: 34 lines : 9 to 24 lines : 2 to 16 lines
A/D converter
* 8-bit resolution x 8 channels * Power supply voltage: AVDD = 4.0 to 5.5 V
Serial interface Timer
* 3-wire serial I/O mode
: 1 channel
* 16-bit timer/event counter : 1 channel * 8-bit timer/event counter : 2 channels * Watch timer * Watchdog timer : 1 channel : 1 channel
Timer output Clock output
3 lines (one for 14-bit PWM output) 19.5 kHz, 39.1 kHz, 78.1 kHz, 156 kHz, 313 kHz, 625 kHz (main system clock: when operating at 5.0 MHz) 32.768 kHz (subsystem clock: when operating at 32.768 kHz)
Buzzer output Vectored interrupt Maskable interrupt Non-maskable interrupt Software interrupt Text input Power supply voltage Package
1.2 kHz, 2.4 kHz, 4.9 kHz (main system clock: when operating at 5.0 MHz) Internal 8 lines, external 4 lines Internal 1 line 1 line Internal 1 line VDD = 2.7 to 5.5 V 80-pin plastic QFP (14 x 20 mm)
4
PD78044H, 78045H, 78046H
CONTENTS
1. 2. 3.
PIN CONFIGURATION (TOP VIEW) ......................................................................................... BLOCK DIAGRAM ...................................................................................................................... PIN FUNCTIONS .........................................................................................................................
3.1 PORT PINS .......................................................................................................................................... 3.2 PINS OTHER THAN PORT PINS ....................................................................................................... 3.3 PIN I/O CIRCUITS AND PROCESSING OF UNUSED PINS ...........................................................
6 8 9
9 11 12
4. 5.
MEMORY SPACE ....................................................................................................................... PERIPHERAL HARDWARE FUNCTIONS ................................................................................
5.1 5.2 5.3 5.4 5.5 5.6 5.7 5.8 PORTS ............................................................................................................................................. CLOCK GENERATOR CIRCUIT .................................................................................................... TIMER/EVENT COUNTER .............................................................................................................. CLOCK OUTPUT CONTROL CIRCUIT ......................................................................................... BUZZER OUTPUT CONTROL CIRCUIT ....................................................................................... A/D CONVERTER ........................................................................................................................... SERIAL INTERFACE ...................................................................................................................... FIP CONTROLLER/DRIVER ..........................................................................................................
15 16
16 17 17 20 20 21 22 23
6.
INTERRUPT FUNCTION AND TEST FUNCTION .....................................................................
6.1 6.2 INTERRUPT FUNCTION ................................................................................................................. TEST FUNCTION ............................................................................................................................
25
25 28
7. 8. 9.
STANDBY FUNCTION ................................................................................................................ RESET FUNCTION ..................................................................................................................... INSTRUCTION SET ....................................................................................................................
29 29 30 33 50 51 52 54
10. ELECTRICAL SPECIFICATIONS .............................................................................................. 11. PACKAGE DRAWING ................................................................................................................ 12. RECOMMENDED SOLDERING CONDITIONS ......................................................................... APPENDIX A DEVELOPMENT TOOLS ......................................................................................... APPENDIX B RELATED DOCUMENTS.........................................................................................
5
PD78044H, 78045H, 78046H
1. PIN CONFIGURATION (TOP VIEW)
* 80-pin plastic QFP (14 x 20 mm)
PD78044HGF-xxx-3B9, PD78045HGF-xxx-3B9, PD78046HGF-xxx-3B9
P100/FIP10
P101/FIP11
P102/FIP12
P103/FIP13
P104/FIP14
P105/FIP15
P106/FIP16
P107/FIP17
P110/FIP18
P111/FIP19
P112/FIP20
P94/FIP6 P93/FIP5 P92/FIP4 P91/FIP3 P90/FIP2 P81/FIP1 P80/FIP0 VDD P27 P26 P25 P24 P23 P22/SCK1 P21/SO1 P20/SI1 RESET P74 P73 AVSS P17/ANI7 P16/ANI6 P15/ANI5 P14/ANI4
1 2 3 4 5 6 7 8 9
80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42
P113/FIP21
P95/FIP7
P96/FIP8
P97/FIP9
VLOAD
P114/FIP22 P115/FIP23 P116/FIP24 P117/FIP25 P120/FIP26 P121/FIP27 P122/FIP28 P123/FIP29 P124/FIP30 P125/FIP31 P126/FIP32 P127/FIP33 VDD P70 P71 P72 IC P00/INTP0/TI0 P01/INTP1 P02/INTP2 P03/INTP3 P30/TO0 P31/TO1 P32/TO2
10 11 12 13 14 15 16 17 18 19 20 21 22 23
24 41 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40
P13/ANI3
P12/ANI2
P11/ANI1
P10/ANI0
P04/XT1
XT2
P37
P35/PCL
P34
X1
X2
Cautions 1. Connect the IC (Internally Connected) pins directly to the VSS. 2. Connect the AVDD pin to the VDD pin. 3. Connect the AVSS pin to the VSS pin.
6
P36/BUZ
AVDD
AVREF
P33
VSS
PD78044H, 78045H, 78046H
P00-P04 P10-P17 P20-P27 P30-P37 P70-P74 P80, P81 P90-P97 P100-P107 P110-P117 P120-P127 TI0 TO0-TO2 SI1 SO1 : Port 0 : Port 1 : Port 2 : Port 3 : Port 7 : Port 8 : Port 9 : Port 10 : Port 11 : Port 12 : Timer input : Timer output : Serial input : Serial output SCK1 PCL BUZ VLOAD X1, X2 XT1, XT2 RESET ANI0-ANI7 AVDD AVSS AVREF VDD VSS IC : Serial clock : Programmable clock : Buzzer clock : Negative power supply : Crystal (main system clock) : Crystal (subsystem clock) : Reset : Analog input : Analog power supply : Analog ground : Analog reference voltage : Power supply : Ground : Internally connected
FIP0-FIP33 : Fluorescent indicator panel
INTP0-INTP3 : Interrupt from peripherals
7
PD78044H, 78045H, 78046H
2. BLOCK DIAGRAM
P00 P01-P03 P04 P10-P17
TO0/P30 TI0/INTP0/P00 TO1/P31 P33 TO2/P32 P34
16-bit timer/ event counter
Port 0
8-bit timer/ event counter 1 8-bit timer/ event counter 2
Port 1
Port 2
P20-P27
Watchdog timer
Port 3
P30-P37
Watch timer SI1/P20 SO1/P21 SCK1/P22 ANI0/P10ANI7/P17 AVDD AVSS AVREF INTP0/TI0/P00INTP3/P03 BUZ/P36 78K/0 CPU core A/D converter ROM
Port 7
P70-P74
Serial interface 1
Port 8
P80, P81
Port 9
P90-P97
Port 10
P100-P107
Interrupt control
Port 11
P110-P117
Buzzer output Clock output control RAM 1024 bytes
Port 12
P120-P127
PCL/P35
FIP0-FIP33 FIP controller/driver VLOAD
System control VDD VSS IC
RESET X1 X2 XT1/P04 XT2
Remark The capacity of the internal ROM differs depending on the product.
8
PD78044H, 78045H, 78046H
3. PIN FUNCTIONS
3.1 PORT PINS (1/2)
Pin P00 P01 P02 P03 P04Note 1 P10-P17 Input I/O Port 1 8-bit I/O port Can be specified for input or output in 1-bit units. When used as an input port pin, a built-in pull-up resistor can be connected through software.Note 2 P20 P21 P22 P23 P24 P25 P26 P27 P30 P31 P32 P33 P34 P35 P36 P37 PCL BUZ -- I/O Port 3 N-ch open-drain 8-bit I/O port Can be specified for input or output in 1-bit units. Can directly drive LEDs. A built-in pull-up resistor can be connected in 1-bit units by the mask option. -- -- TO1 TO2 Input TO0 I/O Port 2 8-bit I/O port Can be specified for input or output in 1-bit units. When used as an input port pin, a built-in pull-up resistor can be connected through software. SCK1 -- -- -- -- -- Input SI1 SO1 I/O Input I/O Port 0 5-bit I/O port Function Input only Can be specified for input or output in 1bit units. When used as an input port pin, a built-in pull-up resistor can be connected through software. Input only Input Input INTP3 XT1 ANI0-ANI7 On reset Input Input Shared by: INTP0/TI0 INTP1 INTP2
Notes 1. When the P04/XT1 pin is used as an input port pin, bit 6 (FRC) of the processor clock control register (PCC) must be set to 1. At this time, do not use the feedback resistor of the subsystem clock oscillator circuit. 2. When the P10/ANI0 through P17/ANI7 pins are used as the analog input lines of the A/D converter, be sure to place the port 1 in the input mode. In this case, the built-in pull-up resistors are automatically unused.
9
PD78044H, 78045H, 78046H
3.1 PORT PINS (2/2)
Pin P70-P74 I/O I/O Port 7 5-bit N-ch open-drain I/O port Can be specified for input or output in 1-bit units. Can directly drive LEDs. A pull-up resistor can be connected in 1-bit units by the mask option. P80, P81 Output Port 8 2-bit P-ch open-drain high-voltage output port. Can directly drive LEDs. A pull-down resistor can be connected in 1-bit units by the mask option (whether VLOAD or VSS is connected can be specified in 2-bit units). Port 9 8-bit P-ch open-drain high-voltage output port. Can directly drive LEDs. A pull-down resistor can be connected in 1-bit units by the mask option (whether VLOAD or VSS is connected can be specified in 4-bit units). P100-P107 Output Port 10 8-bit P-ch open-drain high-voltage output port. Can directly drive LEDs. A pull-down resistor can be connected in 1-bit units by the mask option (whether VLOAD or VSS is connected can be specified in 4-bit units). Port 11 8-bit P-ch open-drain high-voltage I/O port. Can be specified for input or output in 1-bit units. Can directly drive LEDs A pull-down resistor can be connected in 1-bit units by the mask option (whether VLOAD or VSS is connected can be specified in 4-bit units). Port 12 8-bit P-ch open-drain high-voltage I/O port Can be specified for input or output in 1-bit units. Can directly drive LEDs. A pull-down resistor can be connected in 1-bit units by the mask option (whether VLOAD or VSS is connected can be specified in 4-bit units). Output FIP10-FIP17 Output FIP0, FIP1 Function On reset Input Shared by: --
P90-P97
Output
Output
FIP2-FIP9
P110-P117
I/O
Input
FIP18-FIP25
P120-P127
I/O
Input
FIP26-FIP33
10
PD78044H, 78045H, 78046H
3.2 PINS OTHER THAN PORT PINS
Pin INTP0 INTP1 INTP2 INTP3 SI1 SO1 SCK1 TI0 TO0 TO1 TO2 PCL
I/O Input
Function Valid edge (rising, falling, or both rising and falling edges) can be specified. External interrupt input Falling edge-active external interrupt input
On reset Input
Shared by: P00/TI0 P01 P02
Input Input Input Input Input Input
P03 P20 P21 P22 P00/INTP0 P30 P31 P32
Input Output I/O Input Output
Serial data input lines of serial interface Serial data output lines of serial interface Serial clock I/O lines of serial interface External count clock input to 16-bit timer (TM0) 16-bit timer output (multiplexed with 14-bit PWM output) 8-bit timer (TM1) output 8-bit timer (TM2) output
Output
Clock output (for trimming main system clock and subsystem clock)
Input
P35
BUZ FIP0, FIP1 FIP2-FIP9 FIP10-FIP15
Output Output
Buzzer output High-voltage, high-current digit/segment output of FIP controller/driver
Input Output
P36 P80, P81 P90-P97
Output
High-voltage, high-current digit/segment output of FIP controller/driver
Output
P100-P105
FIP16, FIP17 FIP18-FIP25 FIP26-FIP33 VLOAD ANI0-ANI7 AVREF AVDD AVSS RESET X1 X2 XT1 XT2 VDD VSS IC
Output
High-voltage segment output of FIP controller/driver
Output Input
P106, P107 P110-P117 P120-P127
-- Input Input -- -- Input Input -- Input -- -- -- --
Connects pull-down resistor to FIP controller/driver A/D converter analog input lines A/D converter reference voltage input line Analog power supply to A/D converter. Connected to the VDD pin. A/D converter ground line. Connected to the VSS pin. System reset input Connect crystal for main system clock oscillation
-- Input -- -- -- -- -- --
-- P10-P17 -- -- -- -- -- -- P04 -- -- -- --
Connect crystal for subsystem clock oscillation
Input --
Positive power supply Ground potential Internal connection. Connected directly to the VSS pin.
-- -- --
11
PD78044H, 78045H, 78046H
3.3 PIN I/O CIRCUITS AND PROCESSING OF UNUSED PINS
Table 3-1 shows the I/O circuit type of each pin and the processing of unused pins. For the configuration of the I/O circuit of each type, see Fig. 3-1. Table 3-1
Pin P00/INTP0/TI0 P01/INTP1 P02/INTP2 P03/INTP3 P04/XT1 P10/ANI0-P17/ANI7 P20/SI1 P21/SO1 P22/SCK1 P23 P24 P25 P26 P27 P30/TO0 P31/TO1 P32/TO2 P33 P34 P35/PCL P36/BUZ P37 P70-P74 P80/FIP0, P81/FIP1 P90/FIP2-P97/FIP9 P100/FIP10-P107/FIP17 P110/FIP18-P117/FIP25 P120/FIP26-P127/FIP33 RESET XT2 AVREF AVDD AVSS VLOAD IC Connected directly to VSS. 2 16 -- Input -- Open Connected to VSS. Connected to VDD. Connected to VSS. -- 15-C I/O Individually connected to VDD or VSS with a resistor. 14-A Output Open 13-B 22-A 13-B 16 11 8-A 5-A 8-A 5-A 8-A 10-A Input I/O Connected to VDD or VSS. Individually connected to VDD or VSS with a resistor. I/O circuit type 2 8-A
I/O Circuit Type
I/O Recommended connections when unused Connected to VSS. Individually connected to VSS with a resistor.
Input I/O
12
PD78044H, 78045H, 78046H
Fig. 3-1 Type 2 Pin I/O Circuits (1/2) Type 10-A
VDD
Pull-up enable
P-ch VDD
IN
Data
P-ch IN/OUT
Open-drain Output disable
N-ch
Schmitt trigger input with hysteresis characteristics
Type 5-A
VDD Pull-up enable VDD Data P-ch IN/OUT Output disable
N-ch
Type 11
VDD Pull-up enable VDD Data P-ch IN/OUT Output disable Comparator
+ -
P-ch
P-ch
N-ch P-ch
Input enable
N-ch VREF (Threshold voltage) Input enable
Type 8-A
VDD
Type 13-B
VDD
Pull-up enable VDD Data P-ch IN/OUT Output disable
N-ch
P-ch
(Mask option) Data Output disable N-ch VDD
IN/OUT
RD
P-ch
Input buffer with intermediate withstand voltage
13
PD78044H, 78045H, 78046H
Fig. 3-1 Type 14-A Pin I/O Circuits (2/2) Type 16
Feedback cut-off P-ch
VDD P-ch Data N-ch
VDD P-ch OUT (Mask option) VLOAD (Mask option)
XT1
XT2
Type 15-C
VDD P-ch
Data
Type 22-A
VDD P-ch IN/OUT N-ch
VDD Data Output disable VDD (Mask option) IN/OUT N-ch
RD
N-ch
(Mask option) VLOAD (Mask option)
RD
P-ch
Input buffer with intermediate withstand voltage
14
PD78044H, 78045H, 78046H
4. MEMORY SPACE
Fig. 4-1 shows the memory map for PD78044H, PD78045H, and PD78046H. Fig. 4-1
FFFFH Special function register (SFR) 256 x 8 bits FF00H FEFFH FEE0H FEDFH General-purpose register 32 x 8 bits
Memory Map
Internal high-speed RAM 1024 x 8 bits nnnnH FB00H FAFFH Program area 1000H 0FFFH Inhibited 0800H 07FFH FIP display RAM 48 x 8 bits Inhibited nnnnH+1 nnnnH Program memory space 0000H Internal ROM Note Vector table area 0000H 0080H 007FH CALLT table area 0040H 003FH Program area CALLF entry area
Data memory space
FA80H FA7FH FA50H FA4FH
Note The internal ROM capacity varies depending on the product. (See the table below.)
Product name
Last address of internal ROM nnnnH 7FFFH 9FFFH BFFFH
PD78044H PD78045H PD78046H
15
PD78044H, 78045H, 78046H
5. PERIPHERAL HARDWARE FUNCTIONS
5.1 PORTS I/O ports are classified into the following 5 kinds: * CMOS input (P00, P04) * CMOS input/output (P01 - P03, ports 1 and 2) * N-ch open-drain input/output (ports 3 and 7) * P-ch open-drain output (ports 8 - 10) * P-ch open-drain input/output (ports 11 and 12) Total Table 5-1
Product Port 0 Pin P00, P04 P01-P03 Input port I/O port. Can be specified for input or output in 1-bit units. When used as input port, built-in pull-up resistor can be connected through software. I/O port. Can be specified for input or output in 1-bit units. When used as input port, built-in pull-up resistor can be connected through software. Port 2 P20-P27 I/O port. Can be specified for input or output in 1-bit units. When used as input port, built-in pull-up resistor can be connected through software. N-ch open-drain I/O port. Can be specified for input or output in 1-bit units. Built-in pull-up resistor can be connected in 1-bit units by the mask option. Can directly drive LED. N-ch open-drain I/O port. Can be specified for input or output in 1-bit units. Built-in pull-up resistor can be connected in 1-bit units by the mask option. Can directly drive LED. Port 8 P80, P81 P-ch open-drain high-voltage output port. Pull-down resistor can be connected in 1-bit units by the mask option (connection to VLOAD or VSS can be specified in 2-bit units). Can directly drive LED. P-ch open-drain high-voltage output port. Pull-down resistor can be connected in 1-bit units by the mask option (connection to VLOAD or VSS can be specified in 4-bit units). Can directly drive LED. P-ch open-drain high-voltage output port. Pull-down resistor can be connected in 1-bit units by the mask option (connection to VLOAD or VSS can be specified in 4-bit units). Can directly drive LED. P-ch open-drain high-voltage I/O port. Can be specified for input or output in 1-bit units. Pull-down resistor can be connected in 1-bit units by the mask option (connection to VLOAD or VSS can be specified in 4-bit units). Can directly drive LED. P-ch open-drain high-voltage I/O port. Can be specified for input or output in 1-bit units. Pull-down resistor can be connected in 1-bit units by the mask option (connection to VLOAD or VSS can be specified in 4-bit units). Can directly drive LED.
:2 : 19 : 13 : 18 : 16 : 68 Port Function
Function
Port 1
P10-P17
Port 3
P30-P37
Port 7
P70-P74
Port 9
P90-P97
Port 10
P100-P107
Port 11
P110-P117
Port 12
P120-P127
16
PD78044H, 78045H, 78046H
5.2 CLOCK GENERATOR CIRCUIT
The clock generator circuit has two kinds of generator circuits: the main system clock and subsystem clock. The instruction time can be changed. * 0.4 s/0.8 s/1.6 s/3.2 s/6.4 s (with main system clock: 5.0 MHz) * 122 s (with subsystem clock: 32.768 kHz) Fig. 5-1
XT1/P04 XT2 Subsystem clock generator circuit fXT Clock output circuit
Selector
Clock Generator Circuit Block Diagram
fX 16
Selector
fX 8
Noise eliminator
Watch timer
Pre-scaler X1 X2 Main system clock generator circuit 1 Pre-scaler fX fX 2 STOP fX 22 fX 23 fX 24 fXT 2
Selector
2
Clock to hardware peripherals
Standby control circuit
CPU clock (fCPU)
To INTP0 sampling clock
5.3
TIMER/EVENT COUNTER : 1 channel : 2 channels : 1 channel : 1 channel Table 5-2 Timer/Event Counter Groups and Configurations
16-bit timer/ event counter Group Interval timer External event counter Timer output PWM output Function Pulse width measurement Square wave output Interrupt request Test input 1 channel 1 channel 1 output 1 output 1 input 1 output 1 -- 8-bit timer/ event counter 2 channels -- 2 outputs -- -- 2 outputs 2 -- 1 1 input Watch timer 1 channel -- -- -- -- -- 1 -- Watchdog timer 1 channel -- -- -- -- --
Five channels of timer/event counters are provided. * 16-bit timer/event counter * 8-bit timer/event counter * Watch timer * Watchdog timer
17
PD78044H, 78045H, 78046H
Fig. 5-2 16-Bit Timer/Event Counter Block Diagram
Internal bus
16-bit compare register (CR00) PWM pulse output control circuit
INTTM0
Match fX Selector fX/2 fX/22 fX/23 TI0/P00/INTP0 Edge detector circuit
16-bit timer/event counter output control circuit
TO0/P30
16-bit timer register (TM0) Selector INTP0
Clear
16-bit capture register (CR01)
Internal bus
Fig. 5-3
8-Bit Timer/Event Counter Block Diagram
Internal bus
INTTM1 8-bit compare register (CR10)
8-bit compare register (CR20)
Selector
Match Match
Output control circuit
TO2/P32
INTTM2 fX/2 -fX/210 fX/212
Selector Selector
8-bit timer register 1 (TM1) Clear
8-bit timer register 2 (TM2) Clear
Selector
fX/2 -fX/210 fX/212
Selector
Output control circuit Internal bus
TO1/P31
18
PD78044H, 78045H, 78046H
Fig. 5-4 Watch Timer Block Diagram
Selector
fW
Selector
fX/28 fXT
Selector
5-bit counter
fW 214 INTWT
Pre-scaler
fW 24
fW 25
fW 26
fW 27
fW 28
fW 29
fW 213
Selector
INTTM3
Fig. 5-5
Watchdog Timer Block Diagram
Selector
fX 24 fX 23
fWDT
Pre-scaler fWDT 2 fWDT 22 fWDT 23 fWDT 24 fWDT 25 fWDT 26 fWDT 28
Control circuit Selector
INTWDT Maskable interrupt request RESET INTWDT Nonmaskable interrupt request
8-bit counter
19
PD78044H, 78045H, 78046H
5.4 CLOCK OUTPUT CONTROL CIRCUIT
Clocks of the following frequencies can be output to the clock: * 19.5 kHz/39.1 kHz/78.1 kHz/156 kHz/313 kHz/625 kHz (with main system clock: 5.0 MHz) * 32.768 kHz (with subsystem clock: 32.768 kHz) Fig. 5-6
f X /2 3 f X /2 4
Clock Output Control Circuit Block Diagram
Selector
f X /2 5 f X /2 6 f X /2 7 f X /2 8 f XT
Sync circuit
Output control circuit
PCL/P35
5.5
BUZZER OUTPUT CONTROL CIRCUIT
Clocks of the following frequencies can be output to the buzzer: * 1.2 kHz/2.4 kHz/4.9 kHz (with main system clock: 5.0 MHz) Fig. 5-7 Buzzer Output Control Circuit Block Diagram
f X /2 11 f X /2 12
Selector
f X /2
10
Output control circuit
BUZ/P36
20
PD78044H, 78045H, 78046H
5.6 A/D CONVERTER
An 8-bit resolution 8-channel A/D converter is provided. This A/D converter can be started in the following two modes: * Hardware start * Software start Fig. 5-8 A/D Converter Block Diagram
Series resistor string AVDD ANI0/P10 ANI1/P11 ANI2/P12 ANI3/P13 ANI4/P14 ANI5/P15 ANI6/P16 ANI7/P17 Successive approximation register (SAR) AVSS Sample-and-hold circuit AVREF
INTP3/P03
Falling edge detector circuit
Selector
Voltage comparator
Control circuit
Tap selector
INTAD INTP3
A/D conversion result register (ADCR)
Internal bus
21
PD78044H, 78045H, 78046H
5.7 SERIAL INTERFACE
One channel of clocked serial interfaces is provided. Serial interface channel 1 can be operated in the 3-wire serial I/O mode, where the MSB or LSB is selectable as the first bit.
Fig. 5-9
Serial Interface Channel 1 Block Diagram
Internal bus
SI1/P20 SO1/P21
Serial I/O shift register 1 (SIO1)
SCK1/P22
Serial clock counter
Interrupt request signal generator
INTCSI1
fX/22-fX/29 Serial clock control circuit
Selector
TO2
22
PD78044H, 78045H, 78046H
5.8 FIP CONTROLLER/DRIVER
An FIP controller/driver having the following features is provided: (a) Automatic output of segment signals (DMA operation) and digit signals by automatically reading display data (b) Display mode registers (DSPM0 and DSPM1) that can control an FIP of 9 to 24 segments and 2 to 16 digits (c) Port pins not used for FIP display can be used as output port or I/O port pins. (d) Display mode register (DSPM1) can adjust luminance in eight steps. (e) Hardware suitable for key scan application using segment pins (f) High-voltage output buffer (FIP driver) that can directly drive an FIP (g) Display output pins can be connected to a pull-down resistor by the mask option. Fig. 5-10 Selecting Display Modes
Selecting number of digits
0 9 10 11 12 13
0
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
Selecting number of segments
14 15 16 17 18 19 20 21 22 23 24
Caution If the total number of digits and segments exceeds 34, the specified number of digits takes precedence.
23
PD78044H, 78045H, 78046H
Fig. 5-11 FIP Controller/Driver Block Diagram
Internal bus
Display data memory
Digit signal generator circuit
Segment data latch
Port output latch
High-voltage buffer
FIP0/P80 FIP1/P81
FIP33/P127
24
PD78044H, 78045H, 78046H
6. INTERRUPT FUNCTION AND TEST FUNCTION
6.1 INTERRUPT FUNCTION :1 : 12 :1 Table 6-1 Interrupt Source List
Note 2
The following three types of interrupt functions are available: * Non-maskable interrupt * Maskable interrupt * Software interrupt
Note 1
Interrupt source Internal/ external Name INTWDT Trigger Watchdog timer overflow (with watchdog timer mode 1 selected) Watchdog timer overflow (with interval timer mode selected) Pin input edge detection External 0006H 0008H 000AH 000CH End of serial interface channel 1 transfer Reference time interval signal from watch timer 16-bit timer/event counter match signal generation 8-bit timer/event counter 1 match signal generation 8-bit timer/event counter 2 match signal generation End of A/D converter conversion Key scan timing from FIP controller/driver Execution of BRK instruction -- Internal 0010H 0012H Internal Vector table address 0004H
Interrupt type
Default priority
Basic configuration type (A)
Non-maskable
--
Maskable
0
INTWDT
(B)
1 2 3 4 5 6
INTP0 INTP1 INTP2 INTP3 INTCSI1 INTTM3
(C) (D)
(B)
7
INTTM0
0014H
8
INTTM1
0016H
9
INTTM2
0018H
10 11 Software --
INTAD INTKS BRK
001AH 001CH 003EH (E)
Notes 1. Default priority is the priority order when several maskable interrupts are generated at the same time. 0 is the highest order and the 11 is the lowest order. 2. Basic configuration types (A) to (E) correspond to (A) to (E) in Fig. 6-1.
25
PD78044H, 78045H, 78046H
Fig. 6-1 Basic Configuration of Interrupt Function (1/2)
(A) Internal non-maskable interrupt
Internal bus
Interrupt request
Priority control circuit
Vector table address generator circuit Standby release signal
(B) Internal maskable interrupt
Internal bus
MK
IE
PR
ISP
Interrupt request
IF
Priority control circuit
Vector table address generator circuit Standby release signal
(C) External maskable interrupt (INTP0)
Internal bus
Sampling clock select register (SCS)
External interrupt mode register (INTM0)
MK
IE
PR
ISP
Interrupt request
Sampling clock
Edge detector circuit
IF
Priority control circuit
Vector table address generator circuit Standby release signal
26
PD78044H, 78045H, 78046H
Fig. 6-1 Basic Configuration of Interrupt Function (2/2)
(D) External maskable interrupt (except INTP0)
Internal bus
External interrupt mode register (INTM0)
MK
IE
PR
ISP
Interrupt request
Edge detector circuit
IF
Priority control circuit
Vector table address generator circuit Standby release signal
(E) Software interrupt
Internal bus
Interrupt request
Priority control circuit
Vector table address generator circuit
IF : Interrupt request flag IE : Interrupt enable flag ISP: In-service priority flag MK : Interrupt mask flag PR : Priority specification flag
27
PD78044H, 78045H, 78046H
6.2 TEST FUNCTION
The following test function is available.
Test input source Internal/external Name INTWT Trigger Overflow of watch timer Internal
Fig. 6-2
Basic Configuration of Test Function
Internal bus
MK
Test input source (INTWT)
IF
Standby release signal
IF : Test request flag MK: Test mask flag
28
PD78044H, 78045H, 78046H
7. STANDBY FUNCTION
The standby function is to reduce the current dissipation of the system and can be effected in the following two modes: * HALT mode : In this mode, the operating clock of the CPU is stopped. By using this mode in combination with the normal operation mode, the system can be operated intermittently, so that the average current dissipation can be reduced. * STOP mode : Oscillation of the main system clock is stopped. All the operations on the main system clock are stopped, and therefore, the current dissipation of the system can be minimized with only the subsystem clock oscillating. Fig. 7-1 Standby Function
Main system clock operation
CSS=1 CSS=0
Subsystem clock operationNote
Interrupt request
STOP instruction
Interrupt request
HALT instruction
Interrupt request
HALT instruction
STOP mode (Oscillation of main system clock stopped)
HALT mode (Clock supply to CPU stopped. Oscillation continues)
HALT modeNote (Clock supply to CPU stopped. Oscillation continues)
Note By stopping the main system clock, the current dissipation can be reduced. When the CPU operates on the subsystem clock, stop the main system clock by setting bit 7 (MCC) of the processor clock control register (PCC). The STOP instruction cannot be used. Caution When the main system clock is stopped and the subsystem clock is operating, to switch again from the subsystem clock to the main system clock, allow sufficient time for the oscillation to settle before switching, by coding the program accordingly.
8. RESET FUNCTION
The system can be reset in the following two modes: * External reset by RESET pin * Internal reset by watchdog timer that detects hang up
29
PD78044H, 78045H, 78046H
9. INSTRUCTION SET
(1) 8-bit instruction MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC, ROR4, ROL4, PUSH, POP, DBNZ
Second operand #byte First operand A ADD ADDC SUB SUBC AND OR XOR CMP MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP MOV ADD ADDC SUB SUBC AND OR XOR CMP DBNZ MOV MOV ADD ADDC SUB SUBC AND OR XOR CMP MOV MOV DBNZ INC DEC MOV XCH MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP MOV MOV XCH MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP A r
Note
sfr
saddr
!addr16
PSW
[DE]
[HL]
[HL + byte] [HL + B] [HL + C]
$addr16
1
None
MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP
ROR ROL RORC ROLC
r
MOV
INC DEC
B, C sfr saddr
!addr16 PSW MOV
MOV MOV PUSH POP
[DE] [HL]
MOV MOV ROR4 ROL4
[HL + byte] [HL + B] [HL + C] X C
MOV
MULU DIVUW
Note Except for r = A
30
PD78044H, 78045H, 78046H
(2) 16-bit instruction MOVW, XCHW, ADDW, SUBW, CMPW, PUSH, POP, INCW, DECW
Second operand #word First operand AX ADDW SUBW CMPW
Note
AX
rp
Note
sfrp
saddrp !addr16
SP
None
MOVW XCHW
MOVW
MOVW
MOVW
MOVW
rp
MOVW
MOVW
INCW DECW PUSH POP
sfrp saddrp !addr16 SP
MOVW MOVW
MOVW MOVW MOVW
MOVW
MOVW
Note Only when rp = BC, DE, HL
(3) Bit manipulation instruction MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, BTCLR
Second operand A.bit First operand A.bit MOV1 BT BF BTCLR BT BF BTCLR BT BF BTCLR BT BF BTCLR BT BF BTCLR SET1 CLR1 sfr.bit saddr.bit PSW.bit [HL].bit CY $addr16 None
sfr.bit
MOV1
SET1 CLR1
saddr.bit
MOV1
SET1 CLR1
PSW.bit
MOV1
SET1 CLR1
[HL].bit
MOV1
SET1 CLR1
CY
MOV1 AND1 OR1 XOR1
MOV1 AND1 OR1 XOR1
MOV1 AND1 OR1 XOR1
MOV1 AND1 OR1 XOR1
MOV1 AND1 OR1 XOR1
SET1 CLR1 NOT1
31
PD78044H, 78045H, 78046H
(4) Call/branch instruction CALL, CALLF, CALLT, BR, BC, BNC, BZ, BNZ, BT, BF, BTCLR, DBNZ
Second operand AX First operand Basic operation BR CALL BR CALLF CALLT BR BC BNC BZ BNZ BT BF BTCLR DBNZ !addr16 !addr11 [addr5] $addr16
Compound operation
(5) Other instructions ADJBA, ADJBS, BRK, RET, RETI, RETB, SEL, NOP, EI, DI, HALT, STOP
32
PD78044H, 78045H, 78046H
10. ELECTRICAL SPECIFICATIONS
ABSOLUTE MAXIMUM RATINGS (TA = 25 C)
Parameter Power supply voltage Symbol VDD VLOAD AVDD AVREF AVSS Input voltage VI1 P00-P04, P10-P17 (except when used as analog input pins), P20-P27, X1, X2, XT2, RESET P30-P37, P70-P74 P110-P117, P120-P127 P01-P03, P10-P17, P20-P27 P30-P37, P70-P74 P80, P81, P90-P97, P100-P107, P110-P117, P120-P127 ANI0-ANI7 P01-P03, P10-P17, P20-P27 per pin P01-P03, P10-P17, P20-P27 total P80, P81, P90-P97, P100-P107, P110-P117, P120-P127 per pin P80, P81, P90-P97, P100-P107, P110-P117, P120-P127 total Output current, low IOL P01-P03, P10-P17, P20-P27, P30-P37, P70-P74 per pin P70-P74 total Peak value rms value Peak value rms value P01-P03, P10-P17, P20-P27, P30-P37 total Peak value rms value Total power dissipation Operating ambient temperature Storage temperature TA PTNote 3 TA = -40 to +60 C TA = +85 C Analog input pin N-ch open drain P-ch open drain Conditions Rating -0.3 to +7.0 VDD - 40 to VDD + 0.3 -0.3 to VDD + 0.3 -0.3 to VDD + 0.3 -0.3 to +0.3 -0.3 to VDD + 0.3 -0.3 to +16Note 1 VDD - 40 to VDD + 0.3 -0.3 to VDD + 0.3 -0.3 to +16Note 1 Unit V V V V V V
VI2 VI3 Output voltage VO1 VO2 VO3 Analog input voltage Output current, high VAN IOH
V V V V V V mA mA mA mA mA mA mA mA mA mA mW mW C
VDD - 40 to VDD + 0.3 AVSS - 0.3 to AVREF + 0.3 -10 -30 -30 -120 30 15Note 2 100 60Note 2 100 60Note 2 800 600 -40 to +85
Tstg
-65 to +150
C
Caution Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The parameters apply independently. The device should be operated within the limits specified under DC and AC Characteristics. Remark Unless otherwise specified, the characteristics of a shared pin are the same as those of the corresponding port pin. Notes 1. For pins to which pull-up resistors are connected by the mask option, the rating is -0.3 to VDD + 0.3. 2. To obtain the rms value, calculate [rms value] = [peak value] x duty.
33
PD78044H, 78045H, 78046H
Notes 3. Permissible total power loss differs depending on the temperature (see the following figure).
800
Total power loss PT [mW]
600
400
200
-40
0
+40 Temperature [C]
+80
How to calculate total power loss The power consumption of the PD78044H, PD78045H, and PD78046H can be classified into the three categories shown below. The sum of the three categories should be less than the total power loss PT (80 % or less of ratings is recommended).
1 2
CPU power consumption: calculate VDD (MAX.) x IDD1 (MAX.). Output pin power consumption: Normal output and display output are available. Power consumption when maximum current flows into each output pin. Pull-down resistor power consumption: Power consumption by pull-down resistor connected to display output pin by the mask option.
3
34
PD78044H, 78045H, 78046H
The following total power consumption calculation example assumes the case where the characters shown in the figure on the next page are displayed. Example: The operating conditions are as follows: VDD = 5 V 10 %, operating at 5.0 MHz Supply current (IDD) = 21.6 mA Display outputs: 11 grids x 10 segments (cut width is 1/16) It is assumed that up to 15 mA flows to each grid pin, and that up to 3 mA flows to each segment pin. It is also assumed that all display outputs are turned off at key scan timings. Display output voltage: grid segment VO3 = VDD - 2 V (Voltage drop of 2 V is assumed.) VO3 = VDD - 0.4 V (Voltage drop of 0.4 V is assumed.)
Voltage applied to fluorescent indication panel (VLOAD) = -30 V Mask-option pull-down resistor = 25 k
The total power loss is calculated by determining power consumption conditions. Power consumption of CPU: 5.5 V x 21.6 mA = 118.8 mW Power consumption at output pins: total current for all grids number of grids + 1 15 mA x 11 grids 11 grids + 1
1
to
3
under the above
1 2
Grid:
(VDD - VO3) x
x digit width (1 - cut width) =
2V x
x (1 - 1/16) = 25.8 mW
Segment: (VDD - VO3) x
total segment current for all dots to be lit number of grids + 1 3 mA x 31 dots 11 grids + 1 = 3.1 mW =
0.4 V x
3
Power consumption at pull-down resistors: Grid: number of grids x x digit width = pull-down resistance number of grids + 1 (5.5 V - 2 V - (-30 V))2 11 grids x x (1 - 1/16) = 38.6 mW 25 k 11 grids + 1 = pull-down resistance number of grids + 1 31 dots (5.5 V - 0.4 V - (-30 V))2 x = 127.3 mW 25 k 11 grids + 1 +
2
(VO3 - VLOAD)2
Segment:
(VO3 - VLOAD)2
x
number of dots to be lit
Total power consumption =
1
+
3
= 118.8 + 25.8 + 3.1 + 38.6 + 127.3 = 313.6 mW
In this example, the total power consumption does not exceed the rated value for the permissible total power loss shown in the graph on the previous page. Therefore, the calculation result in this example (313.6 mW) satisfies the requirement. If the total power consumption exceeds the rated value for the permissible total power loss, the power consumption must be reduced, by reducing the number of built-in pull-down resistors.
35
36
10-Segment/11-Digit Display Example
Display data memory
FA7AH FA79H FA78H FA77H FA76H FA75H FA74H FA73H FA72H FA71H FA70H FA6AH FA69H FA68H FA67H FA66H FA65H FA64H FA63H FA62H FA61H FA60H 0 Bit 7 Bit 6 Bit 5 0 1 1 0 1 1 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 Bit 4 FA7 x H 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 Bit 3 Bit 2 Bit 1 Bit 0 Bit 7 Bit 6 FA6 x H 0 0 0 0 0 0 0 1 0 0 1 1 1 1 0 1 1 0 1 1 0 1 1 1 0 1 0 0 1 1 0 0 0 0 0 0 1 0 0 1 0 0
S9 S8 S7 S6 S5 S4 S3 S2 S1 S0 T10 T9 T8 T7 e f g h i j
T6
T5
T4
T3
T2
T1
T0
a
b
c
d
i AM i PM j 0 1
SUN
MON
TUE j j 2 3
WED
THU
FRI
SAT f
a gb
PD78044H, 78045H, 78046H
4
5
6
7
8
9
edc 10 h
PD78044H, 78045H, 78046H
MAIN SYSTEM CLOCK OSCILLATOR CHARACTERISTICS (TA = -40 to +85 C, VDD = 2.7 to 5.5 V)
Resonator Ceramic resonator Recommended circuit Parameter Oscillation frequency (fX)Note 1 Conditions MIN. 1 TYP. MAX. 5 Unit MHz
VSS X1
X2
C1
C2
Oscillation settling timeNote 2
4
ms
Crystal
VSS X1
X2
Oscillation frequency (fX)Note 1
1
4.19
5
MHz
C1
C2
Oscillation settling timeNote 2 X1 input frequency (fX)Note 1
VDD = 4.5 to 5.5 V
10 30 1 5
ms
External clock
MHz
X1
X2
PD74HCU04
X1 input high, low-level width (tXH, tXL)
100
500
ns
Notes 1. It indicates only the oscillator characteristics. For the instruction execution time, see the AC Characteristics. 2. Time required until oscillation becomes stable after VDD is applied or the STOP mode is disabled. Cautions 1. If the main system clock oscillator is to be used, wire the area inside the broken line square as follows to avoid influence of wiring capacitance: * Make wiring as short as possible. * Do not cross other signal lines. * Do not get close to lines with fluctuating large current. * Make sure that the connecting points of the capacitor of the oscillator always have the same electric potential as VSS. * Do not connect the oscillator to a ground pattern that conducts a large current. * Do not take out signal from the oscillator. 2. When switching to the main system clock again after the subsystem clock has been used with the main system clock stopped, be sure to set the program to provide enough time for the oscillation to stabilize.
37
PD78044H, 78045H, 78046H
SUBSYSTEM CLOCK OSCILLATOR CHARACTERISTICS (TA = -40 to +85 C, VDD = 2.7 to 5.5 V)
Resonator Crystal Recommended circuit
XT1 XT2 VSS R C3 C4
Parameter Oscillation frequency (fXT)Note 1
Conditions
MIN. 32
TYP. 32.768
MAX. 35
Unit kHz
Oscillation settling timeNote 2
VDD = 4.5 to 5.5 V
1.2
2 10
s
External
XT1
XT2
XT1 input frequency (fXT)Note 1
32
100
kHz
XT1 input high, lowlevel width (tXTH, tXTL)
5
15
s
Notes 1. It indicates only the oscillator characteristics. For the instruction execution time, see the AC Characteristics. 2. Time required until oscillation becomes stable after VDD reaching MIN. of oscillation voltage range. Cautions 1. If the subsystem clock oscillator is to be used, wire the area inside the broken line square as follows to avoid influence of wiring capacitance: * Make wiring as short as possible. * Do not cross other signal lines. * Do not get close to lines with fluctuating large current. * Make sure that the connecting points of the capacitor of the oscillator always have the same electric potential as VSS. * Do not connect the oscillator to a ground pattern that conducts a large current. * Do not take out signal from the oscillator. 2. The subsystem clock oscillator is more likely to have malfunctions due to noise than the main system clock oscillator because gain for the subsystem clock oscillator is made lower to reduce current consumption. When using the subsystem clock, be careful about how to connect wires.
38
PD78044H, 78045H, 78046H
RECOMMENDED OSCILLATOR CONSTANT MAIN SYSTEM CLOCK: CERAMIC RESONATOR (TA = -40 to +85 C)
Manufacturer Product name Frequency (MHz) Recommended circuit constant C1 (pF) Murata Mfg. Co., Ltd. CSB1000J CSA2.00MG040 CST2.00MG040 CSA4.00MG CST4.00MGW CSA5.00MG CST5.00MGW TDK Corp. CCR1000K2 CCR2.0MC3 1.00 2.00 2.00 4.00 4.00 5.00 5.00 1.00 2.00 100 100 -- 30 -- 30 -- 150 -- C2 (pF) 100 100 -- 30 -- 30 -- 150 -- Oscillator voltage range Remark
MIN. (V) 2.7 2.7 2.7 2.7 2.7 2.7 2.7 2.7 2.7
MAX. (V) 5.5 5.5 5.5 5.5 5.5 5.5 5.5 5.5 5.5 Built-in capacitor Surface-mount type Built-in capacitor, surface-mount type Built-in capacitor Built-in capacitor Rd = 4.7 kNote
CCR4.0MC3
4.00
--
--
2.7
5.5
Built-in capacitor, surface-mount type Built-in capacitor Built-in capacitor, surface-mount type Built-in capacitor Built-in capacitor Built-in capacitor, surface-mount type Built-in capacitor Built-in capacitor, surface-mount type Built-in capacitor Built-in capacitor, surface-mount type Built-in capacitor Built-in capacitor, surface-mount type
FCR4.0MC5 CCR5.0MC3
4.00 5.00
-- --
-- --
2.7 2.7
5.5 5.5
FCR5.0MC5 Matsushita Electronics Components Co., Ltd. EFOEC2004A4 EFOS2004B5
5.00 2.00 2.00
-- 33 33
-- 33 33
2.7 2.7 2.7
5.5 5.5 5.5
EFOEC3584A4 EFOS3584B5
3.58 3.58
33 33
33 33
2.7 2.7
5.5 5.5
EFOEC4004A4 EFOS4004B5
4.00 4.00
33 33
33 33
2.7 2.7
5.5 5.5
EFOEC5004A4 EFOS5004B5
5.00 5.00
33 33
33 33
2.7 2.7
5.5 5.5
Note When the CSB1000J (1.00 MHz) manufactured by Murata Mfg. is used, a limiting resistor (4.7 k) is necessary (see the figure in the next page). When one of other resonators is used, no limiting resistor is required. Caution The oscillation circuit constants and oscillation voltage range indicate conditions for stable oscillation but do not guarantee accuracy of the oscillation frequency. If the application circuit requires accuracy of the oscillation frequency, it is necessary to set the oscillation frequency of the resonator in the application circuit. For this, it is necessary to directly contact the manufacturer of the resonator that being used.
39
PD78044H, 78045H, 78046H
Recommended sample circuit for the main system clock when the CSB1000J manufactured by Murata Mfg. is used
VSS
X1 CSB1000J
X2 Rd
C1
C2
VDD
CAPACITANCE (TA = 25 C, VDD = VSS = 0 V)
Parameter Input capacitance Output capacitance Input/output capacitance Symbol CIN Conditions f = 1 MHz Unmeasured pins returned to 0 V MIN. TYP. MAX. 15 Unit pF
COUT
f = 1 MHz Unmeasured pins returned to 0 V
35
pF
CIO
f = 1 MHz Unmeasured pins returned to 0 V
P01-P03, P10-P17, P20-P27 P30-P37, P70-P74 P110-P117, P120-P127
15
pF
20 35
pF pF
Remark Unless otherwise specified, the characteristics of a shared pin are the same as those of the corresponding port pin. POWER SUPPLY VOLTAGE (TA = -40 to +85 C)
Parameter CPUNote 1 Display controller/driver PWM mode of 16-bit timer/event counter (TM0) A/D converter Other hardware Conditions MIN. 2.7Note 2 4.5 4.5 TYP. MAX. 5.5 5.5 5.5 Unit V V V
4.0 2.7
5.5 5.5
V V
Notes 1. Except for system clock oscillator, display controller/driver, and PWM. 2. Operating power supply voltage differs depending on the cycle time. See the AC Characteristics.
40
PD78044H, 78045H, 78046H
DC CHARACTERISTICS (TA = -40 to +85 C, VDD = 2.7 to 5.5 V)
Parameter High-level input voltage Symbol VIH1 VIH2 VIH3 VIH4 VIH5 P21, P23 P00-P03, P20, P22, P24-P27, RESET P30-P37, P70-P74 X1, X2Note 2 XT1/P04, XT2Note 2 VDD = 4.5 to 5.5 V N-ch open drain Conditions MIN. 0.7VDD 0.8VDD 0.7VDD VDD - 0.5 VDD - 0.5 VDD - 0.3 VIH6 P10-P17 VDD = 4.5 to 5.5 V 0.65VDD 0.7VDD VIH7 P110-P117, P120-P127 VDD = 4.5 to 5.5 V 0.7VDD VDD - 0.5 Low-level input voltage VIL1 VIL2 VIL3 P21, P23 P00-P03, P20, P22, P24-P27, RESET P30-P37, P70-P74 VDD = 4.5 to 5.5 V 0 0 0 0 VIL4 VIL5 X1, X2Note 2 XT2Note 2 VDD = 4.5 to 5.5 V 0 0 0 VIL6 VIL7 High-level output voltage VOH P10-P17 P110-P117, P120-P127 P01-P03, P10-P17, P20-P27, P80, P81, P90-P97, P100-P107, P110-P117, P120-P127 P30-P37, P70-P74 VDD = 4.5 to 5.5 V IOH = -1 mA IOH = -100 A VDD = 4.5 to 5.5 V, IOL = 15 mA VDD = 4.5 to 5.5 V, IOL = 1.6 mA 0 VDD - 35 VDD - 1.0 TYP. MAX. VDD VDD 15Note 1 VDD VDD VDD VDD VDD VDD VDD 0.3VDD 0.2VDD 0.3VDD 0.2VDD 0.4 0.4 0.3 0.3VDD 0.3VDD Unit V V V V V V V V V V V V V V V V V V V V
XT1/P04,
VDD - 0.5 0.4 2.0
V V
Low-level output voltage
VOL1
P01-P03, P10-P17, P20-P27 VOL2 IOL = 400 A
0.4
V
0.5
V
Notes 1. Pins to which pull-up resistors are connected by the mask option become VDD. 2. If the X1 pin is used for high-level voltage input, the X2 pin is used for low-level voltage input, or vice versa. This is also true for the XT1/P04 pin and XT2 pin. Remark Unless otherwise specified, the characteristics of a shared pin are the same as those of the corresponding port pin.
41
PD78044H, 78045H, 78046H
DC CHARACTERISTICS (TA = -40 to +85 C, VDD = 2.7 to 5.5 V)
Parameter High-level input leakage current Symbol ILIH1 VIN = VDD Conditions P00-P03, P10-P17, P20-P27, RESET X1, X2, XT1/P04, XT2 VIN = 15 V P110-P117, P120-P127, VIN = VDD VIN = 0 V P30-P37, P70-P74 VDD = 4.5 to 5.5 V MIN. TYP. MAX. 3 Unit
A A A A A A A A A A
ILIH2 ILIH3 ILIH4
20 20 3Note 1 3Note 2
Low-level input leakage current
ILIL1
P00-P03, P10-P17, P20-P27, RESET X1, X2, XT1/P04, XT2 P30-P37, P70-P74 P110-P117, P120-P127
-3
ILIL2 ILIL3 ILIL4
-20 -3Note 3 -10 3
High-level output leakage current Note 4 Low-level output leakage currentNote 4 Display output current Mask option pull-up resistor Software pullup resistor
ILOH1
VOUT = VDD
P01-P03, P10-P17, P20-P27, P80, P81, P90-P97, P100-P107, P110-P117, P120-P127 P30-P37, P70-P74 P01-P03, P10-P17, P20-P27, P30-P37, P70-P74 P80, P81, P90-P97, P100-P107, P110-P117, P120-P127 -15 -25
ILOH2 ILOL1
VOUT = 15 V VOUT = 0 V
20 -3
A A A
mA
ILOL2
VOUT = VLOAD = VDD - 35 V
-10
IOD
VDD = 4.5 to 5.5 V, VO3 = VDD - 2 V
R1
VIN = 0 V, P30-P37, P70-P74
20
40
90
k
R2
VIN = 0 V, P01-P03, P10-P17, P20-P27 P80, P81, P90-P97, P100-P107, P110-P117, P120-P127
VDD = 4.5 to 5.5 V
15 20
40
90 500
k k k k k
Mask option pull-down resistor
R3
VO3 - VLOAD = 35 V VO3 - VSS = 5 V VIN = VDD
25 15 40
65 40 80
135 90 150
R4
Notes 1. When P110 to P117 and P120 to P127 do not contain the pull-down resistors (according to the specification of the mask option), a high-level input leakage current of 150 A (MAX.) flows only during 1.5 clocks after a read instruction has been executed to read out port 11 or 12 (P11 or P12) or port mode register 11 or 12 (PM11 or PM12). Outside the 1.5 clocks after a read instruction, the current is 3 A (MAX.). 2. When P110 to P117 and P120 to P127 do not contain the pull-down resistors (according to the specification of the mask option), a high-level input leakage current of 90 A (MAX.) flows only during 1.5 clocks after a read instruction has been executed to read out P11, P12, PM11, or PM12. Outside the 1.5 clocks after a read instruction, the current is 3 A (MAX.). 3. When P30 to P37 and P70 to P74 do not contain the pull-down resistors (according to the specification of the mask option), a low-level input leakage current of -150 A (MAX.) flows only during 1.5 clocks after a read instruction has been executed to read out port 3 or 7 (P3 or P7) or port mode register 3 or 7 (PM3 or PM7). Outside the 1.5 clocks after a read out instruction, the current is -3 A (MAX.). 4. Current which flows in the built-in pull-up or pull-down resistor is not included. Remark Unless otherwise specified, the characteristics of a shared pin are the same as those of a port pin.
42
PD78044H, 78045H, 78046H
DC CHARACTERISTICS (TA = -40 to +85 C, VDD = 2.7 to 5.5 V)
Parameter Power supply currentNote 1 Symbol IDD1 Conditions 5.0 MHz crystal oscillation Operating mode 5.0 MHz crystal oscillation HALT mode 32.768 kHz crystal oscillation Operating modeNote 4 32.768 kHz crystal oscillation HALT modeNote 4 XT1 = 0 V STOP mode Feedback resistor connected XT1 = 0 V STOP mode Feedback resistor not connected VDD = 5.0 V 10 %Note 2 VDD = 3.0 V 10 %Note 3 VDD = 5.0 V 10 % VDD = 3.0 V 10 % VDD = 5.0 V 10 % VDD = 3.0 V 10 % VDD = 5.0 V 10 % VDD = 3.0 V 10 % VDD = 5.0 V 10 % VDD = 3.0 V 10 % VDD = 5.0 V 10 % VDD = 3.0 V 10 % MIN. TYP. 7.2 0.9 1.3 550 60 35 25 5 1 0.5 0.1 0.05 MAX. 21.6 2.7 3.9 1650 120 70 50 10 20 10 20 10 Unit mA mA mA
IDD2
A A A A A A A A A
IDD3
IDD4
IDD5
IDD6
Notes 1. This current excludes the AVREF current, port current, and current which flows in the built-in pull-down resistor (mask option). 2. When operating in high-speed mode (when the processor clock control register (PCC) is set to 00H) 3. When operating in low-speed mode (when the PCC is set to 04H) 4. When the main system clock is stopped
43
PD78044H, 78045H, 78046H
AC CHARACTERISTICS (1) Basic operation (TA = -40 to +85 C, VDD = 2.7 to 5.5 V)
Parameter Cycle time (minimum instruction execution time) Interrupt input high, low-level width RESET lowlevel width Symbol TCY Conditions Operated with main system clock VDD = 4.5 to 5.5 V MIN. 0.4 0.8 Operated with subsystem clock tINTH tINTL tRSL INTP0 INTP1-INTP3 40Note 1 8/fsam Note 2 10 10 122 TYP. MAX. 32 32 125 Unit
s s s s s s
Notes 1. Value when external clock input is used as subsystem clock. When a crystal is used, the value becomes 114 s. 2. Selection of fsam = fX/2 N+1, fX/64, or fX/128 is available (N = 0 to 4) by bits 0 and 1 (SCS0, SCS1) of the sampling clock select register (SCS).
TCY vs. VDD (with main system clock operated)
60 30 Operation guarantee range
Cycle time TCY [ s]
10
2.0 1.0 0.5 0.4
0
1
2
3
4
5
6
Power supply voltage VDD [V]
44
PD78044H, 78045H, 78046H
(2) Serial interface channel 1 (TA = -40 to +85 C, VDD = 2.7 to 5.5 V) (a) Three-wire serial I/O mode (SCK1: Internal clock output)
Parameter SCK1 cycle time Symbol tKCY1 Conditions VDD = 4.5 to 5.5 V MIN. 800 3200 SCK1 high, low-level width tKH1 tKL1 SI1 setup time to SCK1 SI1 hold time from SCK1 SCK1 SO1 output delay time tSIK1 tKSI1 tKSO1 C = 100 pFNote VDD = 4.5 to 5.5 V VDD = 4.5 to 5.5 V tKCY1/2 - 50 tKCY1/2 - 150 100 400 300 1000 TYP. MAX. Unit ns ns ns ns ns ns ns ns
Note C is a load capacitance of the SCK1 or SO1 output line. (b) Three-wire serial I/O mode (SCK1: External clock input)
Parameter SCK1 cycle time Symbol tKCY2 Conditions VDD = 4.5 to 5.5 V MIN. 800 3200 SCK1 high, low-level width tKH2 tKL2 SI1 setup time to SCK1 SI1 hold time from SCK1 SCK1 SO1 output delay time SCK1 rise time and fall time tSIK2 tKSI2 tKSO2 C = 100 pFNote VDD = 4.5 to 5.5 V VDD = 4.5 to 5.5 V VDD = 4.5 to 5.5 V 400 1600 100 400 300 1000 tR2 tF2 160 TYP. MAX. Unit ns ns ns ns ns ns ns ns ns
Note C is a load capacitance of the SO1 output line.
45
PD78044H, 78045H, 78046H
AC timing test points (except X1, XT1 input)
0.8VDD 0.2VDD
Test points
0.8VDD 0.2VDD
Clock timing
1/fX tXL tXH VIH4 (Min.) X1 input VIL4 (Max.)
1/fXT tXTL tXTH VIH5 (Min.) XT1 input VIL5 (Max.)
Serial transfer timing 3-wire serial I/O mode:
tKCY1, 2 tKL1, 2 tR2 SCK1 tKH1, 2 tF2
tSIK1, 2
tKSI1, 2
SI1
Input data
tKSO1, 2
SO1
Output data
46
PD78044H, 78045H, 78046H
A/D CONVERTER CHARACTERISTICS (TA = -40 to +85 C, AVDD = VDD = 4.0 to 5.5 V, AVSS = VSS = 0 V)
Parameter Resolution Total errorNote 1 Conversion timeNote 2 tCONV tSAMP VIAN 1 MHz fX 5.0 MHz 19.1 2.86 AVSS Symbol Conditions MIN. 8 TYP. 8 MAX. 8 0.8 200 30 AVREF Unit bit %
s s
V
Sampling timeNote 3 Analog signal input voltage Reference voltage AVREF resistor AVDD current
AVREF RAVREF AIDD
4.0 4 14 200
AVDD
V k
400
A
Notes 1. Quantization error (1/2LSB) is not included. This parameter is indicated as the ratio to the full-scale value. 2. Set the A/D conversion time to 19.1 s or more. 3. Sampling time depends on the conversion time.
47
PD78044H, 78045H, 78046H
DATA MEMORY STOP MODE LOW SUPPLY VOLTAGE DATA RETENTION CHARACTERISTICS (TA = -40 to +85 C)
Parameter Data retention supply voltage Data retention supply current Symbol VDDDR Conditions MIN. 2.0 TYP. MAX. 5.5 Unit V
IDDDR
VDDDR = 2.0 V Subsystem clock stopped Feedback resistor not connected 0 Release by RESET Release by interrupt
0.1
10
A
Release signal set time Oscillation settling time
tSREL tWAIT
s
217/fX
Note
ms ms
Note Selection of 212/fX, 214 /fX to 217/fX is available by bits 0 to 2 (OSTS0 to OSTS2) of the oscillation settling time select register (OSTS). Data retention timing (STOP mode release by RESET)
Internal reset operation HALT mode STOP mode Data retention mode Operating mode
VDD STOP instruction execution
VDDDR
tSREL
RESET
tWAIT
Data retention timing (standby release signal: STOP mode release by interrupt signal)
HALT mode STOP mode Data retention mode Operating mode
VDD STOP instruction execution
VDDDR
tSREL
Standby release signal (interrupt request) tWAIT
48
PD78044H, 78045H, 78046H
Interrupt input timing
tINTL tINTH
INTP0-INTP2
tINTL
INTP3
RESET input timing
tRSL
RESET
49
PD78044H, 78045H, 78046H
11. PACKAGE DRAWING
80 PIN PLASTIC QFP (14 20)
A B
64 65
41 40
detail of lead end
CD
S Q R
80 1
25 24
F G H P I
M
J
K M N L
ITEM A B C D F G H I J K L M N P Q R S MILLIMETERS 23.60.4 20.00.2 14.00.2 17.60.4 1.0 0.8 0.350.10 0.15 0.8 (T.P.) 1.80.2 0.80.2 0.15 +0.10 -0.05 0.10 2.7 0.10.1 55 3.0 MAX. INCHES 0.9290.016 0.795 +0.009 -0.008 0.551 +0.009 -0.008 0.6930.016 0.039 0.031 0.014 +0.004 -0.005 0.006 0.031 (T.P.) 0.071 +0.008 -0.009 0.031 +0.009 -0.008 0.006 +0.004 -0.003 0.004 0.106 0.0040.004 55 0.119 MAX. P80GF-80-3B9-3
NOTE
Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.
Remark The shape and material of the ES version are the same as those of the corresponding mass-produced product.
50
PD78044H, 78045H, 78046H
12. RECOMMENDED SOLDERING CONDITIONS
The conditions listed below shall be met when soldering the PD78044H, PD78045H, or PD78046H. For details of the recommended soldering conditions, refer to our document Semiconductor Device Mounting
Technology Manual (C10535E).
Please consult with our sales offices in case any other soldering process is used, or in case soldering is done under different conditions. Table 12-1 Soldering Conditions for Surface-Mount Devices
PD78044HGF-xxx-3B9: 80-pin plastic QFP (14 x 20 mm) PD78045HGF-xxx-3B9: 80-pin plastic QFP (14 x 20 mm) PD78046HGF-xxx-3B9: 80-pin plastic QFP (14 x 20 mm)
Soldering process Infrared ray reflow Soldering conditions Peak package's surface temperature: 235 C Reflow time: 30 seconds or less (210 C or more) Maximum allowable number of reflow processes: 3 Peak package's surface temperature: 215 C Reflow time: 40 seconds or less (200 C or more) Maximum allowable number of reflow processes: 3 Solder temperature: 260 C or less Flow time: 10 seconds or less Number of flow processes: 1 Preheating temperature : 120 C max. (measured on the package surface) Terminal temperature: 300 C or less Heat time: 3 seconds or less (for one side of a device) Recommended conditions IR35-00-3
VPS
VP15-00-3
Wave soldering
WS60-00-1
Partial heating method
--
Caution Do not apply two or more different soldering methods to one chip (except for partial heating method for terminal sections).
51
PD78044H, 78045H, 78046H
APPENDIX A DEVELOPMENT TOOLS
The following tools are available for development of systems using the PD78044H, PD78045H, or PD78046H. Language processing software
RA78K/0Notes 1, 2, 3, 4 CC78K/0Notes 1, 2, 3, 4 DF78044Notes 1, 2, 3, 4 CC78K/0-LNotes 1, 2, 3, 4 Assembler package common to 78K/0 series C compiler package common to 78K/0 series Device file used in common with PD78044A subseries C compiler library source file common to 78K/0 series
PROM writing tools
PG-1500 PA-78P048GF PA-78P048KL-S PG-1500 controllerNotes 1, 2 PROM programmer Programmer adapter connected to PG-1500
Control program for PG-1500
Debugging tools
IE-78000-R IE-78000-R-ANote 8 IE-78000-R-BK IE-78044-R-EM EP-78130GF-R EV-9200G-80 SM78K0Notes 5, 6, 7 ID78K0Notes 4, 5, 6, 7, 8 SD78K/0Notes 1, 2 DF78044Notes 1, 2, 5, 6, 7 In-circuit emulator common to 78K/0 series In-circuit emulator common to 78K/0 series (for integrated debugger) Break board common to 78K/0 series Emulation board used in common with PD78044A subseries Emulation probe used in common with PD78134 Socket mounted on target system created for 80-pin plastic QFP System simulator common to 78K/0 series Integrated debugger for IE-78000-R-A Screen debugger for IE-78000-R Device file used in common with PD78044A subseries
Real-time OS
RX78K/0Notes 1, 2, 3, 4 MX78K0Notes 1, 2, 3, 4 Real-time OS for 78K/0 series OS for 78K/0 series
Notes 1. PC-9800 series (MS-DOSTM) based 2. IBM PC/ATTM and compatible (PC DOSTM/IBM DOSTM/MS-DOS) based 3. HP9000 series 300TM (HP-UXTM) based 4. HP9000 series 700 TM (HP-UX) based, SPARCstation TM (SunOSTM) based, EWS4800 series (EWS-UX/V) based 5. PC-9800 series (MS-DOS + WindowsTM) based 6. IBM PC/AT and compatible (PC DOS/IBM DOS/MS-DOS + Windows) based 7. NEWSTM (NEWS-OSTM) based 8. Under development
52
PD78044H, 78045H, 78046H
Fuzzy inference development support system
FE9000Note 1/FE9200 Note 3 FT9080Note 1/FT9085Note 2 FI78K0Notes 1, 2 FD78K0Notes 1, 2 Fuzzy knowledge data creation tool Translator Fuzzy inference module Fuzzy inference debugger
Notes 1. PC-9800 series (MS-DOS) based 2. IBM PC/AT and compatible (PC DOS/IBM DOS/MS-DOS) based 3. IBM PC/AT and compatible (PC DOS/IBM DOS/MS-DOS + Windows) based Remarks 1. Please refer to the 78K/0 Series Selection Guide (U11126E) for information on third party development tools. 2. RA78K/0, CC78K/0, SM78K/0, ID78K0, SD78K/0, and RX78K/0 are used in combination with DF78044.
53
PD78044H, 78045H, 78046H
APPENDIX B RELATED DOCUMENTS
* Documents Related to Devices
Document No. Document name Japanese English To be prepared This manual To be prepared IEU-1372 -- --
PD78044H Sub-Series User's Manual PD78044H, 78045H, 78046H Data Sheet PD78P048B Product Information
78K/0 Series User's Manual, Instruction 78K/0 Series Instruction Summary Sheet 78K/0 Series Instruction Set
To be prepared U10865J To be prepared IEU-849 U10903J U10904J
* Documents Related to Development Tools (User's Manual)
Document No. Document name Japanese RA78K Series Assembler Package Operation Language RA78K Series Structured Assembler Preprocessor CC78K Series C Compiler Operation Language CC78K/0 Compiler Application Note CC78K Series Library Source File PG-1500 PROM Programmer PG-1500 Controller PC-9800 Series (MS-DOS) Base PG-1500 Controller IBM PC Series (PC DOS) Base IE-78000-R IE-78000-R-A IE-78000-R-BK IE-78044-R-EM EP-78130GF-R SM78K0 System Simulator SM78K Series System Simulator Reference External Parts User Open Interface Specifications Reference Tutorial Reference Tutorial Reference Programming Know-How EEU-809 EEU-815 EEU-817 EEU-656 EEU-655 EEA-618 EEU-777 EEU-651 EEU-704 EEU-5008 EEU-810 U10057J EEU-867 EEU-833 EEU-943 EEU-5002 U10092J English EEU-1399 EEU-1404 EEU-1402 EEU-1280 EEU-1284 EEA-1208 -- EEU-1335 EEU-1291 U10540E U11376E U10057E EEU-1427 EEU-1424 EEU-1470 U10181E U10092E
ID78K0 Integrated Debugger SD78K/0 Screen Debugger PC-9800 Series (MS-DOS) Base SD78K/0 Screen Debugger IBM PC/AT (PC DOS) Base
U11151J EEU-852 U10952J EEU-5024 U11279J
-- U10539E -- EEU-1414 EEU-1413
Caution The above documents may be revised without notice. Use the latest versions when you design an application system.
54
PD78044H, 78045H, 78046H
* Documents Related to Software to Be Incorporated into the Product (User's Manual)
Document No. Document name Japanese 78K/0 Series Real-Time OS Basic Installation Technical OS for 78K/0 Series MX78K0 Tool for Creating Fuzzy Knowledge Data 78K/0, 78K/II, and 87AD Series Fuzzy Inference Development Support System, Translator 78K/0 Series Fuzzy Inference Development Support System, Fuzzy Inference Module 78K/0 Series Fuzzy Inference Development Support System, Fuzzy Inference Debugger EEU-858 EEU-1441 Basic EEU-912 EEU-911 EEU-913 EEU-5010 EEU-829 EEU-862 English -- -- -- -- EEU-1438 EEU-1444
EEU-921
EEU-1458
* Other Documents
Document No. Document name Japanese IC PACKAGE MANUAL SMD Surface Mount Technology Manual Quality Grades on NEC Semiconductor Device NEC Semiconductor Device Reliability/Quality Control System Electrostatic Discharge (ESD) Test Guide to Quality Assurance for Semiconductor Device Guide for Products Related to Micro-Computer: Other Companies C10943X C10535J IEI-620 C10983J MEM-539 MEI-603 MEI-604 C10535E IEI-1209 C10983E -- MEI-1202 -- English
Caution The above documents may be revised without notice. Use the latest versions when you design an application system.
55
PD78044H, 78045H, 78046H
Cautions on CMOS Devices
1
Countermeasures against static electricity for all MOSs Caution When handling MOS devices, take care so that they are not electrostatically charged. Strong static electricity may cause dielectric breakdown in gates. When transporting or storing MOS devices, use conductive trays, magazine cases, shock absorbers, or metal cases that NEC uses for packaging and shipping. Be sure to ground MOS devices during assembling. Do not allow MOS devices to stand on plastic plates or do not touch pins. Also handle boards on which MOS devices are mounted in the same way. CMOS-specific handling of unused input pins Caution Hold CMOS devices at a fixed input level. Unlike bipolar or NMOS devices, if a CMOS device is operated with no input, an intermediatelevel input may be caused by noise. This allows current to flow in the CMOS device, resulting in a malfunction. Use a pull-up or pull-down resistor to hold a fixed input level. Since unused pins may function as output pins at unexpected times, each unused pin should be separately connected to the VDD or GND pin through a resistor. If handling of unused pins is documented, follow the instructions in the document. Statuses of all MOS devices at initialization Caution The initial status of a MOS device is unpredictable when power is turned on. Since characteristics of a MOS device are determined by the amount of ions implanted in molecules, the initial status cannot be determined in the manufacture process. NEC has no responsibility for the output statuses of pins, input and output settings, and the contents of registers at power on. However, NEC assures operation after reset and items for mode setting if they are defined. When you turn on a device having a reset function, be sure to reset the device first.
2
3
FIP is a trademark of NEC Corporation. IEBus is trademark of NEC Corporation. MS-DOS and Windows are trademarks of Microsoft Corporation. IBM DOS, PC/AT, and PC DOS are trademarks of IBM Corporation. HP9000 series 300, HP9000 series 700, and HP-UX are trademarks of Hewlett-Packard. SPARCstation is a trademark of SPARC International, Inc. SunOS is a trademark of Sun Microsystems, Inc. NEWS and NEWS-OS are trademarks of SONY Corporation.
56
PD78044H, 78045H, 78046H
Regional Information
Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify: * Device availability * Ordering information * Product release schedule * Availability of related technical literature * Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth) * Network requirements In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.
NEC Electronics Inc. (U.S.)
Mountain View, California Tel: 800-366-9782 Fax: 800-729-9288
NEC Electronics (Germany) GmbH
Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580
NEC Electronics Hong Kong Ltd.
Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044
NEC Electronics (Germany) GmbH
Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490
NEC Electronics Hong Kong Ltd. NEC Electronics (France) S.A.
France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99 Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411
NEC Electronics (UK) Ltd.
Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290
NEC Electronics (France) S.A.
Spain Office Madrid, Spain Tel: 01-504-2787 Fax: 01-504-2860
NEC Electronics Singapore Pte. Ltd.
United Square, Singapore 1130 Tel: 253-8311 Fax: 250-3583
NEC Electronics Italiana s.r.1.
Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99
NEC Electronics Taiwan Ltd. NEC Electronics (Germany) GmbH
Scandinavia Office Taeby Sweden Tel: 8-63 80 820 Fax: 8-63 80 388 Taipei, Taiwan Tel: 02-719-2377 Fax: 02-719-5951
NEC do Brasil S.A.
Sao Paulo-SP, Brasil Tel: 011-889-1680 Fax: 011-889-1689
J96. 3
57
PD78044H, 78045H, 78046H
Note that "preliminary" is not indicated in this document, even though the related documents may be preliminary versions.
The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.
No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document. NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others. While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features. NEC devices are classified into the following three quality grades: "Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application. Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support) Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc. The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance. Anti-radioactive design is not implemented in this product.
M4 96. 5

▲Up To Search▲

Price & Availability of UPD78045HGF-XXX-3B9

	To Download UPD78045HGF-XXX-3B9 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .